Skip to content
Snippets Groups Projects
  1. Apr 15, 2011
  2. Mar 31, 2011
  3. Mar 22, 2011
  4. Nov 12, 2010
  5. Oct 18, 2010
    • Wolfgang Denk's avatar
      Rename TEXT_BASE into CONFIG_SYS_TEXT_BASE · 14d0a02a
      Wolfgang Denk authored
      
      The change is currently needed to be able to remove the board
      configuration scripting from the top level Makefile and replace it by
      a simple, table driven script.
      
      Moving this configuration setting into the "CONFIG_*" name space is
      also desirable because it is needed if we ever should move forward to
      a Kconfig driven configuration system.
      
      Signed-off-by: default avatarWolfgang Denk <wd@denx.de>
      14d0a02a
  6. Apr 21, 2010
  7. Apr 13, 2010
  8. Jan 27, 2010
  9. Oct 27, 2009
  10. Sep 30, 2009
    • Mingkai Hu's avatar
      NAND boot: MPC8536DS support · 9a1a0aed
      Mingkai Hu authored
      
      MPC8536E can support booting from NAND flash which uses the
      image u-boot-nand.bin. This image contains two parts: a 4K
      NAND loader and a main U-Boot image. The former is appended
      to the latter to produce u-boot-nand.bin. The 4K NAND loader
      includes the corresponding nand_spl directory, along with the
      code twisted by CONFIG_NAND_SPL. The main U-Boot image just
      like a general U-Boot image except the parts that included by
      CONFIG_SYS_RAMBOOT.
      
      When power on, eLBC will automatically load from bank 0 the
      4K NAND loader into the FCM buffer RAM where CPU can execute
      the boot code directly. In the first stage, the NAND loader
      copies itself to RAM or L2SRAM to free up the FCM buffer RAM,
      then loads the main image from NAND flash to RAM or L2SRAM
      and boot from it.
      
      This patch implements the NAND loader to load the main image
      into L2SRAM, so the main image can configure the RAM by using
      SPD EEPROM. In the first stage, the NAND loader copies itself
      to the second to last 4K address space, and uses the last 4K
      address space as the initial RAM for stack.
      
      Obviously, the size of L2SRAM shouldn't be less than the size
      of the image used. If so, the workaround is to generate another
      image that includes the code to configure the RAM by SPD and
      load it to L2SRAM first, then relocate the main image to RAM
      to boot up.
      
      Signed-off-by: default avatarMingkai Hu <Mingkai.hu@freescale.com>
      Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
      9a1a0aed
  11. Aug 21, 2009
    • Wolfgang Denk's avatar
      Fix all linker scripts for older binutils versions (pre-2.16) · 1aada9cd
      Wolfgang Denk authored
      
      Commit f62fb999 fixed handling of all rodata sections by using a
      wildcard combined with calls to ld's builtin functions SORT_BY_ALIGNMENT()
      and SORT_BY_NAME().  Unfortunately these functions were only
      introduced with biunutils version 2.16, so the modification broke
      building with all tool chains using older binutils.
      
      This patch makes it work again.  This is done by omitting the use of
      these functions for such old tool chains.  This will result in
      slightly larger target binaries, as the rodata sections are no longer
      in optimal order alignment-wise which reauls in unused gaps, but the
      effect was found to be insignificant - especially compared to the fact
      that you cannot build U-Boot at all in the current state.
      
      As ld seems to have no support for conditionals we run the linker
      script through the C preprocessor which can be easily used to remove
      the unwanted function calls.
      
      Note that the C preprocessor must be run with the "-ansi" (or a
      "-std=") option to make sure all the system-specific predefined
      macros outside the reserved namespace are suppressed. Otherise, cpp
      might for example substitute "powerpc" to "1", thus corrupting for
      example "OUTPUT_ARCH(powerpc)" etc.
      
      Signed-off-by: default avatarWolfgang Denk <wd@denx.de>
      Cc: Mike Frysinger <vapier@gentoo.org>
      1aada9cd
  12. Jan 23, 2009
    • Dave Liu's avatar
      NAND: Fix cache and memory inconsistency issue · c70564e6
      Dave Liu authored
      
      We load the secondary stage u-boot image from NAND to
      system memory by nand_load, but we did not flush d-cache
      to memory, nor invalidate i-cache before we jump to RAM.
      When the system has cache enabled and the TLB/page attribute
      of system memory is cacheable, it will cause issues.
      
      - 83xx family is using the d-cache lock, so all of d-cache
        access is cache-inhibited. so you can't see the issue.
      - 85xx family is using d-cache, i-cache enable, partial
        cache lock. you will see the issue.
      
      This patch fixes the cache issue.
      
      Signed-off-by: default avatarDave Liu <daveliu@freescale.com>
      Signed-off-by: default avatarScott Wood <scottwood@freescale.com>
      c70564e6
  13. Aug 12, 2008
    • Scott Wood's avatar
      NAND boot: MPC8313ERDB support · e4c09508
      Scott Wood authored
      
      Note that with older board revisions, NAND boot may only work after a
      power-on reset, and not after a warm reset.  I don't have a newer board
      to test on; if you have a board with a 33MHz crystal, please let me know
      if it works after a warm reset.
      
      Signed-off-by: default avatarScott Wood <scottwood@freescale.com>
      e4c09508
  14. Jun 03, 2008
  15. Jan 09, 2008
  16. Nov 25, 2007
  17. Sep 11, 2007
  18. Jun 01, 2007
  19. May 05, 2007
  20. Mar 06, 2007
    • Stefan Roese's avatar
      [PATCH] Speed optimization of AMCC Sequoia/Rainier DDR2 setup · 07b7b003
      Stefan Roese authored
      
      As provided by the AMCC applications team, this patch optimizes the
      DDR2 setup for 166MHz bus speed. The values provided are also save
      to use on a "normal" 133MHz PLB bus system. Only the refresh counter
      setup has to be adjusted as done in this patch.
      
      For this the NAND booting version had to include the "speed.c" file
      from the cpu/ppc4xx directory. With this addition the NAND SPL image
      will just fit into the 4kbytes of program space. gcc version 4.x as
      provided with ELDK 4.x is needed to generate this optimized code.
      
      Signed-off-by: default avatarStefan Roese <sr@denx.de>
      07b7b003
  21. Jan 05, 2007
  22. Oct 23, 2006
  23. Sep 12, 2006
  24. Sep 07, 2006
    • Stefan Roese's avatar
      Add support for AMCC Sequoia PPC440EPx eval board · 887e2ec9
      Stefan Roese authored
      - Add support for PPC440EPx & PPC440GRx
      - Add support for PPC440EP(x)/GR(x) NAND controller
        in cpu/ppc4xx directory
      - Add NAND boot functionality for Sequoia board,
        please see doc/README.nand-boot-ppc440 for details
      - This Sequoia NAND image doesn't support environment
        in NAND for now. This will be added in a short while.
      Patch by Stefan Roese, 07 Sep 2006
      887e2ec9
  25. Sep 01, 2006
    • Marian Balakowicz's avatar
      Add support for a saving build objects in a separate directory. · f9328639
      Marian Balakowicz authored
      Modifications are based on the linux kernel approach and
      support two use cases:
      
        1) Add O= to the make command line
        'make O=/tmp/build all'
      
        2) Set environement variable BUILD_DIR to point to the desired location
        'export BUILD_DIR=/tmp/build'
        'make'
      
      The second approach can also be used with a MAKEALL script
      'export BUILD_DIR=/tmp/build'
      './MAKEALL'
      
      Command line 'O=' setting overrides BUILD_DIR environent variable.
      
      When none of the above methods is used the local build is performed and
      the object files are placed in the source directory.
      f9328639
  26. Oct 09, 2004
    • Wolfgang Denk's avatar
      Patch by Steven Scholz, 16 Aug 2004: · 1d9f4105
      Wolfgang Denk authored
      - Introducing the concept of SoCs "./cpu/$(CPU)/$(SOC)"
      - creating subdirs for SoCs ./cpu/arm920t/imx and ./cpu/arm920t/s3c24x0
      - moving SoC specific code out of cpu/arm920t/ into cpu/arm920t/$(SOC)/
      - moving drivers/s3c24x0_i2c.c and drivers/serial_imx.c out of drivers/
        into cpu/arm920t/$(SOC)/
      1d9f4105
  27. Jun 27, 2003
    • Wolfgang Denk's avatar
      * Code cleanup: · 8bde7f77
      Wolfgang Denk authored
        - remove trailing white space, trailing empty lines, C++ comments, etc.
        - split cmd_boot.c (separate cmd_bdinfo.c and cmd_load.c)
      
      * Patches by Kenneth Johansson, 25 Jun 2003:
        - major rework of command structure
          (work done mostly by Michal Cendrowski and Joakim Kristiansen)
      8bde7f77
  28. Jun 20, 2003
  29. Apr 27, 2002
  30. Apr 01, 2002
  31. Jan 13, 2002
  32. Apr 28, 2001
  33. Dec 14, 2000
  34. Jul 10, 2000
Loading