- Oct 16, 2009
-
-
Dipen Dudhat authored
On Chip BootROM support for P1 and P2 series RDB platforms. This patch is derived from latest On Chip BootROM support on MPC8536DS Signed-off-by:
Dipen Dudhat <dipen.dudhat@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Dipen Dudhat authored
NAND Boot support for P1 and P2 series RDB platforms. This patch is derived from NAND Boot support on MPC8536DS. Signed-off-by:
Dipen Dudhat <dipen.dudhat@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
- Oct 13, 2009
-
-
Simon Kagstrom authored
The implementation is borrowed from the sheevaplug board and the Marvell 1.1.4 code. Unsupported (or untested) is the SD card, PCIe and SATA. Signed-off-by:
Simon Kagstrom <simon.kagstrom@netinsight.net>
-
Tom Rix authored
these boards are built around Atmel's AT91SAM9260/9G20 and have up to 64MB of NOR flash, up to 128MB of SDRAM, up to 2GB of NAND and include a 10/100 Ethernet PHY in RMII mode. Signed-off-by:
Eric Benard <eric@eukrea.com> Signed-off-by:
Tom Rix <Tom.Rix@windriver.com>
-
Tom Rix authored
CPUAT91 is built around Atmel's AT91RM9200 and has up to 16MB of NOR flash, up to 128MB of SDRAM, and includes a Micrel KS8721 PHY in RMII mode. Signed-off-by:
Eric Benard <eric@eukrea.com> Signed-off-by:
Tom Rix <Tom.Rix@windriver.com>
-
- Sep 30, 2009
-
-
Mingkai Hu authored
The MPC8536E is capable of booting from the on-chip ROM - boot from eSDHC and boot from eSPI. When power on, the porcessor excutes the ROM code to initialize the eSPI/eSDHC controller, and loads the mian U-Boot image from the memory device that interfaced to the controller, such as the SDCard or SPI EEPROM, to the target memory, e.g. SDRAM or L2SRAM, then boot from it. The memory device should contain a specific data structure with control word and config word at the fixed address. The config word direct the process how to config the memory device, and the control word direct the processor where to find the image on the memory device, or where copy the main image to. The user can use any method to store the data structure to the memory device, only if store it on the assigned address. The on-chip ROM code will map the whole 4GB address space by setting entry0 in the TLB1, so the main image need to switch to Address space 1 to disable this mapping and map the address space again. This patch implements loading the mian U-Boot image into L2SRAM, so the image can configure the system memory by using SPD EEPROM. Signed-off-by:
Mingkai Hu <Mingkai.hu@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Mingkai Hu authored
MPC8536E can support booting from NAND flash which uses the image u-boot-nand.bin. This image contains two parts: a 4K NAND loader and a main U-Boot image. The former is appended to the latter to produce u-boot-nand.bin. The 4K NAND loader includes the corresponding nand_spl directory, along with the code twisted by CONFIG_NAND_SPL. The main U-Boot image just like a general U-Boot image except the parts that included by CONFIG_SYS_RAMBOOT. When power on, eLBC will automatically load from bank 0 the 4K NAND loader into the FCM buffer RAM where CPU can execute the boot code directly. In the first stage, the NAND loader copies itself to RAM or L2SRAM to free up the FCM buffer RAM, then loads the main image from NAND flash to RAM or L2SRAM and boot from it. This patch implements the NAND loader to load the main image into L2SRAM, so the main image can configure the RAM by using SPD EEPROM. In the first stage, the NAND loader copies itself to the second to last 4K address space, and uses the last 4K address space as the initial RAM for stack. Obviously, the size of L2SRAM shouldn't be less than the size of the image used. If so, the workaround is to generate another image that includes the code to configure the RAM by SPD and load it to L2SRAM first, then relocate the main image to RAM to boot up. Signed-off-by:
Mingkai Hu <Mingkai.hu@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
- Sep 28, 2009
-
-
Kyungmin Park authored
Refactoring the OneNAND IPL code and some minor fixed: - Remove unnecessary header file - Fix wrong access at read interrupt - The recent OneNAND has 4KiB pagesize Also Board can override OneNAND IPL image Signed-off-by:
Kyungmin Park <kyungmin.park@samsung.com>
-
- Sep 25, 2009
-
-
Paul Gortmaker authored
Commit 804d83a5 allows us to move all the configuration variation tweaks out of the top level Makefile and down into the board config header. This takes advantage of that for the sbc8349 board. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by:
Kim Phillips <kim.phillips@freescale.com>
-
- Sep 24, 2009
-
-
Paul Gortmaker authored
Commit 804d83a5 allows us to move all the configuration variation tweaks out of the top level Makefile and down into the boards config header. This takes advantage of that for the sbc8540/sbc8560 boards. There were a couple of cheezy comments pointing at incorrect files, or files that don't exist, so I've cleaned those up too. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Paul Gortmaker authored
Prior to this commit, to enable PCI, you had to go manually edit the board config header, and if you had 33MHz PCI, you had to manually change CONFIG_SYS_NS16550_CLK too, which was not real user friendly, This adds the typical PCI and clock speed make targets to the toplevel Makefile in accordance with what is being done with other boards (i.e. using the "-t" to mkconfig). Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Mingkai Hu authored
Signed-off-by:
Mingkai Hu <Mingkai.hu@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
- Sep 14, 2009
-
-
Michal Simek authored
Users should use microblaze-generic platform. This platform is longer not supported. Signed-off-by:
Michal Simek <monstr@monstr.eu>
-
- Sep 11, 2009
-
-
Dirk Eibach authored
Signed-off-by:
Dirk Eibach <eibach@gdsys.de> Signed-off-by:
Stefan Roese <sr@denx.de>
-
- Sep 10, 2009
-
-
Prafulla Wadaskar authored
This patch adds support for "kwbimage" (Kirkwood Boot Image) image types to the mkimage code. For details refer to docs/README.kwbimage This patch is tested with Sheevaplug board Signed-off-by:
Prafulla Wadaskar <prafulla@marvell.com> Acked-by:
Ron Lee <ron@debian.org> Signed-off-by:
Prafulla Wadaskar <prafulla@marvell.com>
-
Wolfgang Denk authored
Commit 65f6f07b added support for the atmel_df_pow2 standalone program but missed to add a rule to remove it to the "clean" make target. Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
- Sep 05, 2009
-
-
Sandeep Paulraj authored
This patch adds support for the DM365 EVM. It has been tested on a DM365 EVM. Signed-off-by:
Sandeep Paulraj <s-paulraj@ti.com>
-
- Sep 04, 2009
-
-
Frederik Kriewitz authored
This patch adds support for the DevKit8000 board. Signed-off-by:
Frederik Kriewitz <frederik@kriewitz.eu>
-
Jean-Christophe PLAGNIOL-VILLARD authored
Signed-off-by:
Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
-
Jean-Christophe PLAGNIOL-VILLARD authored
Signed-off-by:
Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
-
Jean-Christophe PLAGNIOL-VILLARD authored
Signed-off-by:
Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
-
- Sep 02, 2009
-
-
Harald Krapfenbauer authored
The CM-BF537U is similar to the CM-BF537E module, but enough to need its own board port. Signed-off-by:
Harald Krapfenbauer <Harald.Krapfenbauer@bluetechnix.at> Signed-off-by:
Mike Frysinger <vapier@gentoo.org>
-
- Sep 01, 2009
-
-
Albin Tonnerre authored
The Calao TNY-A9260 and TNY-9G20 are boards manufactured and sold by Calao Systems <http://www.calao-systems.com >. Their components are very similar to the AT91SAM9260EK board, so their configuration is based on the configuration of this board. There are however some differences: different clocks, no LCD, no ethernet. They also can use SPI EEPROM to store the environment. Signed-off-by:
Albin Tonnerre <albin.tonnerre@free-electrons.com> Signed-off-by:
Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
-
Albin Tonnerre authored
The Calao SBC35-A9G20 board is manufactured and sold by Calao Systems <http://www.calao-systems.com>. It is built around an AT91SAM9G20 ARM SoC running at 400MHz. It features an Ethernet port, an SPI RTC backed by an onboard battery , an SD/MMC slot, a CompactFlash slot, 64Mo of SDRAM, 256Mo of NAND flash, two USB host ports, and an USB device port. More informations can be found at <http://www.calao-systems.com/articles.php?lng=en&pg=5936 > Signed-off-by:
Albin Tonnerre <albin.tonnerre@free-electrons.com>
-
Ilya Yanok authored
This patch adds support for i.MX27-LITEKIT development board from LogicPD. This board uses i.MX27 SoC and has 2MB NOR flash, 64MB NAND flash, FEC ethernet controller integrated into i.MX27. Signed-off-by:
Ilya Yanok <yanok@emcraft.com> Acked-by:
Wolfgang Denk <wd@denx.de>
-
- Aug 31, 2009
-
-
Wolfgang Denk authored
Update CHANGELOG Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
- Aug 28, 2009
-
-
Poonam Aggrwal authored
P1011 and P2010 are single core variants of P1010 and P2020 respectively. The board(RDB) will be same. Signed-off-by:
Poonam Aggrwal <poonam.aggrwal@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Poonam Aggrwal authored
Signed-off-by:
Poonam Aggrwal <poonam.aggrwal@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Poonam Aggrwal authored
The code base adds P1 & P2 RDB platforms support. The folder and file names can cater to future SOCs of P1/P2 family. P1 & P2 processors are 85xx platforms, part of Freescale QorIQ series. Tested following on P2020RDB: 1. eTSECs 2. DDR, NAND, NOR, I2C. Signed-off-by:
Poonam Aggrwal <poonam.aggrwal@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Poonam Aggrwal authored
Removed same code pieces from cpu/mpc85xx/cpu.c and cpu/mpc86xx/cpu.c and moved to cpu/mpc8xxx/cpu.c(new file) Signed-off-by:
Poonam Aggrwal <poonam.aggrwal@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Alex Dubov authored
Move files belonging to the STx boards into common vendor directory and update the Makefile to reflect this. Signed-off-by:
Alex Dubov <oakad@yahoo.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
We move all IO addressed (CCSR, localbus, PCI) above the 4G boundary to allow for larger memory sizes. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org> Acked-by:
Wolfgang Denk <wd@denx.de> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
- Aug 25, 2009
-
-
Eric Millbrandt authored
Add support for the DEKA Research and Development galaxy5200 board The galaxy5200 is an Freescale mpc5200 based embedded industrial control board. Signed-off-by:
Eric Millbrandt <emillbrandt@dekaresearch.com>
-
- Aug 23, 2009
-
-
Mike Frysinger authored
Start a common header file for common linker script code (such as workarounds for older linkers) rather than doing this in the build system. As fallout, we no longer execute the linker every time config.mk is included by a build file (which can easily be 70+ times), but rather only execute it once. This also fixes a bug in the major version checking by creating a macro to easily compare versions and keep people from making the same common mistake (forgetting to check major and minor together). Signed-off-by:
Mike Frysinger <vapier@gentoo.org>
-
- Aug 22, 2009
-
-
Wolfgang Denk authored
Update CHANGELOG, minor Coding Style cleanup. Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
- Aug 21, 2009
-
-
Paul Gortmaker authored
Prior to this commit, to enable PCI, you had to go manually edit the board config header, which isn't really user friendly. This adds the typical PCI make targets to the toplevel Makefile in accordance with what is being done with other boards. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by:
Kim Phillips <kim.phillips@freescale.com>
-
Wolfgang Denk authored
Commit f62fb999 fixed handling of all rodata sections by using a wildcard combined with calls to ld's builtin functions SORT_BY_ALIGNMENT() and SORT_BY_NAME(). Unfortunately these functions were only introduced with biunutils version 2.16, so the modification broke building with all tool chains using older binutils. This patch makes it work again. This is done by omitting the use of these functions for such old tool chains. This will result in slightly larger target binaries, as the rodata sections are no longer in optimal order alignment-wise which reauls in unused gaps, but the effect was found to be insignificant - especially compared to the fact that you cannot build U-Boot at all in the current state. As ld seems to have no support for conditionals we run the linker script through the C preprocessor which can be easily used to remove the unwanted function calls. Note that the C preprocessor must be run with the "-ansi" (or a "-std=") option to make sure all the system-specific predefined macros outside the reserved namespace are suppressed. Otherise, cpp might for example substitute "powerpc" to "1", thus corrupting for example "OUTPUT_ARCH(powerpc)" etc. Signed-off-by:
Wolfgang Denk <wd@denx.de> Cc: Mike Frysinger <vapier@gentoo.org>
-