- Aug 16, 2007
-
-
Stefan Roese authored
Signed-off-by:
Stefan Roese <sr@denx.de>
-
Stefan Roese authored
As suggested by David Mitchell, here an update for the Sequoia/Rainier bootstrap command. Signed-off-by:
Stefan Roese <sr@denx.de>
-
- Aug 15, 2007
-
-
Wolfgang Denk authored
-
Jon Loeliger authored
Remove a leftover in net/tftp.c while we're at it. Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Jon Loeliger authored
Minor path corrections needed to ensure buildability. Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Jon Loeliger authored
Remove a leftover in net/tftp.c while we're at it. Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Jerry Van Baren authored
Commit 073e1b50 "Fix initrd/dtb interaction" put the new code outside of the #if defined(CONFIG_OF_LIBFDT) when it should have gone inside of the conditional. As a result, it broke non-LIBFDT board builds. Also added a missing "not." to the comment. Signed-off-by:
Gerald Van Baren <vanbaren@cideas.com>
-
Niklaus Giger authored
Signed-off-by:
Niklaus Giger <niklaus.giger@netstal.com>
-
- Aug 14, 2007
-
-
Ed Swarthout authored
Typically this causes scsi init to corrupt the devlist and break the coninfo command. Fix a compiler size warning. Signed-off-by:
Jason Jin <jason.jin@freescale.com> Signed-off-by:
Ed Swarthout <Ed.Swarthout@freescale.com> Acked-by:
Andy Fleming <afleming@freescale.com>
-
ksi@koi8.net authored
Signed-off-by:
Sergey Kubushyn <ksi@koi8.net>
-
Wolfgang Denk authored
-
Wolfgang Denk authored
Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
Wolfgang Denk authored
-
Wolfgang Denk authored
-
Andy Fleming authored
The original code would wrongly relocate the blob to be right before the initrd if it existed. The blob *must* be within CFG_BOOTMAPSZ, if it is defined. So we make two changes: 1) flag the blob for relocation whenever its address is above BOOTMAPSZ 2) If the blob is being relocated, relocate it before kbd, not initrd Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Peter Pearse authored
-
Stefan Roese authored
Signed-off-by:
Stefan Roese <sr@denx.de>
-
Stefan Roese authored
Signed-off-by:
Stefan Roese <sr@denx.de>
-
Stefan Roese authored
-
Stefan Roese authored
Signed-off-by:
Stefan Roese <sr@denx.de>
-
Stefan Roese authored
When CFG_POST_ETHER_EXT_LOOPBACK is defined, the ethernet POST is not done using an internal loopback connection, but by assuming that an external loopback connector is plugged into the board. Signed-off-by:
Stefan Roese <sr@denx.de>
-
Stefan Roese authored
Signed-off-by:
Stefan Roese <sr@denx.de>
-
Peter Pearse authored
-
Peter Pearse authored
-
Peter Pearse authored
-
Peter Pearse authored
-
Peter Pearse authored
Merge to two at45.c files into a common file, split to at45.c and spi.c Fix spelling error in DM9161 PHY Support. Initialize at91rm9200 board (and set LED). Add PIO control for at91rm9200dk LEDs and Mux. Change dataflash partition boundaries to be compatible with Linux 2.6. Signed-off-by:
Peter Pearse <peter.pearse@arm.com> Signed-off-by:
Ulf Samuelsson <ulf@atmel.com>
-
Wolfgang Denk authored
Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
Wolfgang Denk authored
-
Wolfgang Denk authored
-
Randy Vinson authored
The PCI ID select values on the Arcadia main board differ depending on the version of the hardware. The standard configuration supports Rev 3.1. The legacy target supports Rev 2.x. Signed-off-by Randy Vinson <rvinson@mvista.com>
-
Andy Fleming authored
Author: Randy Vinson <rvinson@linuxbox.(none)> Enable the PCI-to-ISA bridge in the VIA Southbridge located on the Arcadia main board. Signed-off-by:
Randy Vinson <rvinson@mvista.com> Signed-off-by:
York Sun <yorksun@freescale.com>
-
Andy Fleming authored
Signed-off-by:
Haiying Wang <Haiying.Wang@freescale.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Haiying Wang authored
This patch is against u-boot-mpc85xx.git of www.denx.com Signed-off-by:
Haiying Wang <Haiying.Wang@freescale.com> Signed-off-by:
Ebony Zhu <ebony.zhu@freescale.com>
-
Haiying Wang authored
This patch is against u-boot-mpc85xx.git of www.denx.com Setting cpo to 0x9 for frequencies higher than 333MHz is verified on both MPC8548CDS board and MPC8568MDS board, especially for supporting 533MHz DDR2. Setting clk_adjust to 0x6(3/4 late cycle) for MPC8568MDS board is for DDR2 on all current board versions especially ver 1.92 or later to bring up. Signed-off-by:
Haiying Wang <Haiying.Wang@freescale.com>
-
Kumar Gala authored
On e500 when we leave the 4k boot page we should use an absolute address since we don't know where the board code may want us to be really running at. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Andy Fleming authored
The current implementation does not set the number of bank address bits (BA) in the processor. The default assumes 2 logical bank bits. This works fine for a DIMM that uses devices with 4 internal banks (SPD byte17 = 0x4) but needs to be set appropriately for a DIMM that uses devices with 8 internal banks (SPD byte17 = 0x8). Signed-off-by:
Greg Davis <DavisG@embeddedplanet.com>
-
Andy Fleming authored
Some patches had inserted warnings into the build: * mpc8560ads declared data without using it * cpu_init declared ecm and immap without using it in all CONFIGs * MPC8548CDS.h had its default filenames changed so that they contained "\m" in the paths. Made the defaults not Windows-specific (or anything-specific) Signed-off-by:
Andy Fleming <afleming@freescale.com>
-