Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
U
u-boot-2015.04
Manage
Activity
Members
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Container registry
Model registry
Analyze
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
vesta
u-boot-2015.04
Commits
47df8f03f4cae5cec1f42856916a3dd0d0460dc1
Select Git revision
Branches
6
vesta-500-mfg
master
default
protected
launch-ddr-stress-test
one_ring
expansion-board-nor
norflash-64M
6 results
u-boot-2015.04
doc
README.fsl-ddr
Author
Search by author
Any Author
authors
Chris Mills
millsc
David Mondou
mondoud
Donald Chen
chend
EJ Finneran
EJ.Finneran
Eric Stutzenberger
stutzenbergere
Johnnie Peters
petersj
Jussi Ylanen
ylanenj
Justin Rigling
riglingj
Matthew Hawks
hawksm
Nick Conroy
conroyn
Paul J. Briskey
briskeyp
Peter Bliss
peter.bliss
Spyder McHenry
mchenrys
13 authors
Jan 20, 2011
mpc8xxx: Enable ECC on/off control in hwconfig
· 47df8f03
York Sun
authored
14 years ago
47df8f03
Oct 20, 2010
Add memory test feature for mpc85xx POST.
· ebbe11dd
York Sun
authored
14 years ago
ebbe11dd
Jul 26, 2010
powerpc/8xxx: Enabled address hashing for 85xx
· 7fd101c9
York Sun
authored
14 years ago
7fd101c9
powerpc/8xxx: Fix bug in memctrl interleaving & bank interleaving on cs0~cs4
· 076bff8f
York Sun
authored
14 years ago
076bff8f
powerpc/8xxx: Enabled hwconfig for memory interleaving
· 79e4e648
Kumar Gala
authored
14 years ago
79e4e648
Oct 18, 2008
Check DDR interleaving mode
· c9ffd839
Haiying Wang
authored
16 years ago
c9ffd839
Loading