Skip to content
Snippets Groups Projects
Commit c5d02825 authored by Stefan Roese's avatar Stefan Roese Committed by Wolfgang Denk
Browse files

ppc4xx/NAND: Reduce size of NAND SPL image


This is needed for the canyonlands_nand build target. Without it
the resulting image won't fit into 4k.

Signed-off-by: default avatarStefan Roese <sr@denx.de>
Cc: Scott Wood <scottwood@freescale.com>
Acked-by: default avatarScott Wood <scottwood@freescale.com>
Acked-by: default avatarStefan Roese <sr@denx.de>
parent ee8028b7
No related branches found
No related tags found
No related merge requests found
...@@ -201,6 +201,8 @@ int board_nand_init(struct nand_chip *nand) ...@@ -201,6 +201,8 @@ int board_nand_init(struct nand_chip *nand)
#ifndef CONFIG_NAND_SPL #ifndef CONFIG_NAND_SPL
nand->write_buf = ndfc_write_buf; nand->write_buf = ndfc_write_buf;
nand->verify_buf = ndfc_verify_buf; nand->verify_buf = ndfc_verify_buf;
chip++;
#else #else
/* /*
* Setup EBC (CS0 only right now) * Setup EBC (CS0 only right now)
...@@ -211,7 +213,5 @@ int board_nand_init(struct nand_chip *nand) ...@@ -211,7 +213,5 @@ int board_nand_init(struct nand_chip *nand)
mtebc(PB0AP, CONFIG_SYS_EBC_PB0AP); mtebc(PB0AP, CONFIG_SYS_EBC_PB0AP);
#endif #endif
chip++;
return 0; return 0;
} }
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment