Skip to content
Snippets Groups Projects
Commit 63786d29 authored by Jerry Huang's avatar Jerry Huang Committed by Wolfgang Denk
Browse files

fsl_esdhc: Fix max clock frequency


The max clock of MMC is 52MHz

Signed-off-by: default avatarJerry Huang <Changm-Ming.Huang@freescale.com>
Tested-by: default avatarStefano Babic <sbabic@denx.de>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 4a6ee172
No related branches found
No related tags found
No related merge requests found
......@@ -477,7 +477,7 @@ int fsl_esdhc_initialize(bd_t *bis, struct fsl_esdhc_cfg *cfg)
mmc->host_caps |= MMC_MODE_HS_52MHz | MMC_MODE_HS;
mmc->f_min = 400000;
mmc->f_max = MIN(gd->sdhc_clk, 50000000);
mmc->f_max = MIN(gd->sdhc_clk, 52000000);
mmc_register(mmc);
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment