Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
U
u-boot-2015.04
Manage
Activity
Members
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Container registry
Model registry
Analyze
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
vesta
u-boot-2015.04
Commits
580d1d31
Commit
580d1d31
authored
17 years ago
by
Matthias Fuchs
Committed by
Stefan Roese
17 years ago
Browse files
Options
Downloads
Patches
Plain Diff
ppc4xx: Fix UIC2 vector number base
Signed-off-by:
Matthias Fuchs
<
matthias.fuchs@esd-electronics.com
>
parent
ff5fb8a6
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
cpu/ppc4xx/vecnum.h
+16
-16
16 additions, 16 deletions
cpu/ppc4xx/vecnum.h
with
16 additions
and
16 deletions
cpu/ppc4xx/vecnum.h
+
16
−
16
View file @
580d1d31
...
@@ -106,16 +106,16 @@
...
@@ -106,16 +106,16 @@
#define VECNUM_RXDE VECNUM_MRDE
#define VECNUM_RXDE VECNUM_MRDE
/* UIC 2 */
/* UIC 2 */
#define VECNUM_EIR5 (6
2
+ 0)
/* External interrupt 5 */
#define VECNUM_EIR5 (6
4
+ 0)
/* External interrupt 5 */
#define VECNUM_EIR6 (6
2
+ 1)
/* External interrupt 6 */
#define VECNUM_EIR6 (6
4
+ 1)
/* External interrupt 6 */
#define VECNUM_OPB (6
2
+ 2)
/* OPB to PLB bridge int stat */
#define VECNUM_OPB (6
4
+ 2)
/* OPB to PLB bridge int stat */
#define VECNUM_EIR2 (6
2
+ 3)
/* External interrupt 2 */
#define VECNUM_EIR2 (6
4
+ 3)
/* External interrupt 2 */
#define VECNUM_EIR3 (6
2
+ 4)
/* External interrupt 3 */
#define VECNUM_EIR3 (6
4
+ 4)
/* External interrupt 3 */
#define VECNUM_DDR2 (6
2
+ 5)
/* DDR2 sdram */
#define VECNUM_DDR2 (6
4
+ 5)
/* DDR2 sdram */
#define VECNUM_MCTX0 (6
2
+ 6)
/* MAl intp coalescence TX0 */
#define VECNUM_MCTX0 (6
4
+ 6)
/* MAl intp coalescence TX0 */
#define VECNUM_MCTX1 (6
2
+ 7)
/* MAl intp coalescence TX1 */
#define VECNUM_MCTX1 (6
4
+ 7)
/* MAl intp coalescence TX1 */
#define VECNUM_MCTR0 (6
2
+ 8)
/* MAl intp coalescence TR0 */
#define VECNUM_MCTR0 (6
4
+ 8)
/* MAl intp coalescence TR0 */
#define VECNUM_MCTR1 (6
2
+ 9)
/* MAl intp coalescence TR1 */
#define VECNUM_MCTR1 (6
4
+ 9)
/* MAl intp coalescence TR1 */
#elif defined(CONFIG_440SPE)
#elif defined(CONFIG_440SPE)
...
@@ -152,12 +152,12 @@
...
@@ -152,12 +152,12 @@
#define VECNUM_EWU0 (32 + 29)
/* Emac wakeup */
#define VECNUM_EWU0 (32 + 29)
/* Emac wakeup */
/* UIC 2 */
/* UIC 2 */
#define VECNUM_EIR5 (6
2
+ 24)
/* External interrupt 5 */
#define VECNUM_EIR5 (6
4
+ 24)
/* External interrupt 5 */
#define VECNUM_EIR4 (6
2
+ 25)
/* External interrupt 4 */
#define VECNUM_EIR4 (6
4
+ 25)
/* External interrupt 4 */
#define VECNUM_EIR3 (6
2
+ 26)
/* External interrupt 3 */
#define VECNUM_EIR3 (6
4
+ 26)
/* External interrupt 3 */
#define VECNUM_EIR2 (6
2
+ 27)
/* External interrupt 2 */
#define VECNUM_EIR2 (6
4
+ 27)
/* External interrupt 2 */
#define VECNUM_EIR1 (6
2
+ 28)
/* External interrupt 1 */
#define VECNUM_EIR1 (6
4
+ 28)
/* External interrupt 1 */
#define VECNUM_EIR0 (6
2
+ 29)
/* External interrupt 0 */
#define VECNUM_EIR0 (6
4
+ 29)
/* External interrupt 0 */
#elif defined(CONFIG_440SP)
#elif defined(CONFIG_440SP)
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment