Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
U
u-boot-2015.04
Manage
Activity
Members
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Container Registry
Model registry
Analyze
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
vesta
u-boot-2015.04
Commits
3b58d945
Commit
3b58d945
authored
18 years ago
by
Wolfgang Denk
Committed by
Wolfgang Denk
18 years ago
Browse files
Options
Downloads
Plain Diff
Merge with /home/sr/git/u-boot/denx
parents
78d620eb
20532833
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
cpu/ppc4xx/start.S
+12
-11
12 additions, 11 deletions
cpu/ppc4xx/start.S
with
12 additions
and
11 deletions
cpu/ppc4xx/start.S
+
12
−
11
View file @
3b58d945
...
@@ -204,6 +204,18 @@ _start_440:
...
@@ -204,6 +204,18 @@ _start_440:
mfspr
r1
,
mcsr
mfspr
r1
,
mcsr
mtspr
mcsr
,
r1
mtspr
mcsr
,
r1
#endif
#endif
/*----------------------------------------------------------------*/
/
*
CCR0
init
*/
/*----------------------------------------------------------------*/
/
*
Disable
store
gathering
&
broadcast
,
guarantee
inst
/
data
*
cache
block
touch
,
force
load
/
store
alignment
*
(
see
errata
1
.12
:
440
_33
)
*/
lis
r1
,
0x0030
/*
store
gathering
&
broadcast
disable
*/
ori
r1
,
r1
,
0x6000
/*
cache
touch
*/
mtspr
ccr0
,
r1
/*----------------------------------------------------------------*/
/*----------------------------------------------------------------*/
/
*
Initialize
debug
*/
/
*
Initialize
debug
*/
/*----------------------------------------------------------------*/
/*----------------------------------------------------------------*/
...
@@ -225,17 +237,6 @@ _start_440:
...
@@ -225,17 +237,6 @@ _start_440:
mtspr
dbsr
,
r1
/*
Clear
all
valid
bits
*/
mtspr
dbsr
,
r1
/*
Clear
all
valid
bits
*/
skip_debug_init
:
skip_debug_init
:
/*----------------------------------------------------------------*/
/
*
CCR0
init
*/
/*----------------------------------------------------------------*/
/
*
Disable
store
gathering
&
broadcast
,
guarantee
inst
/
data
*
cache
block
touch
,
force
load
/
store
alignment
*
(
see
errata
1
.12
:
440
_33
)
*/
lis
r1
,
0x0030
/*
store
gathering
&
broadcast
disable
*/
ori
r1
,
r1
,
0x6000
/*
cache
touch
*/
mtspr
ccr0
,
r1
#if defined (CONFIG_440SPE)
#if defined (CONFIG_440SPE)
/*----------------------------------------------------------------+
/*----------------------------------------------------------------+
|
Initialize
Core
Configuration
Reg1
.
|
Initialize
Core
Configuration
Reg1
.
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment