Skip to content
Snippets Groups Projects
Commit 37dbd1c1 authored by Laurence Withers's avatar Laurence Withers Committed by U-Boot
Browse files

DA8xx: switch an enum to defines for consistency


There are two main sets of LPSC constants, depending on the processor
family.  The DA8xx constants were given in an enum whereas the non-DA8xx
constants were preprocessor defines. This commit switches the DA8xx
constants to defines for consistency.

Signed-off-by: default avatarLaurence Withers <lwithers@guralp.com>
Signed-off-by: default avatarSandeep Paulraj <s-paulraj@ti.com>
parent 2c6e0b07
No related branches found
No related tags found
No related merge requests found
...@@ -215,47 +215,46 @@ typedef volatile unsigned int * dv_reg_p; ...@@ -215,47 +215,46 @@ typedef volatile unsigned int * dv_reg_p;
#else /* CONFIG_SOC_DA8XX */ #else /* CONFIG_SOC_DA8XX */
enum davinci_lpsc_ids { #define DAVINCI_LPSC_TPCC 0
DAVINCI_LPSC_TPCC = 0, #define DAVINCI_LPSC_TPTC0 1
DAVINCI_LPSC_TPTC0, #define DAVINCI_LPSC_TPTC1 2
DAVINCI_LPSC_TPTC1, #define DAVINCI_LPSC_AEMIF 3
DAVINCI_LPSC_AEMIF, #define DAVINCI_LPSC_SPI0 4
DAVINCI_LPSC_SPI0, #define DAVINCI_LPSC_MMC_SD 5
DAVINCI_LPSC_MMC_SD, #define DAVINCI_LPSC_AINTC 6
DAVINCI_LPSC_AINTC, #define DAVINCI_LPSC_ARM_RAM_ROM 7
DAVINCI_LPSC_ARM_RAM_ROM, #define DAVINCI_LPSC_SECCTL_KEYMGR 8
DAVINCI_LPSC_SECCTL_KEYMGR, #define DAVINCI_LPSC_UART0 9
DAVINCI_LPSC_UART0, #define DAVINCI_LPSC_SCR0 10
DAVINCI_LPSC_SCR0, #define DAVINCI_LPSC_SCR1 11
DAVINCI_LPSC_SCR1, #define DAVINCI_LPSC_SCR2 12
DAVINCI_LPSC_SCR2, #define DAVINCI_LPSC_DMAX 13
DAVINCI_LPSC_DMAX, #define DAVINCI_LPSC_ARM 14
DAVINCI_LPSC_ARM, #define DAVINCI_LPSC_GEM 15
DAVINCI_LPSC_GEM,
/* for LPSCs in PSC1, offset from 32 for differentiation */ /* for LPSCs in PSC1, offset from 32 for differentiation */
DAVINCI_LPSC_PSC1_BASE = 32, #define DAVINCI_LPSC_PSC1_BASE 32
DAVINCI_LPSC_USB11, #define DAVINCI_LPSC_USB11 (DAVINCI_LPSC_PSC1_BASE + 1)
DAVINCI_LPSC_USB20, #define DAVINCI_LPSC_USB20 (DAVINCI_LPSC_PSC1_BASE + 2)
DAVINCI_LPSC_GPIO, #define DAVINCI_LPSC_GPIO (DAVINCI_LPSC_PSC1_BASE + 3)
DAVINCI_LPSC_UHPI, #define DAVINCI_LPSC_UHPI (DAVINCI_LPSC_PSC1_BASE + 4)
DAVINCI_LPSC_EMAC, #define DAVINCI_LPSC_EMAC (DAVINCI_LPSC_PSC1_BASE + 5)
DAVINCI_LPSC_DDR_EMIF, #define DAVINCI_LPSC_DDR_EMIF (DAVINCI_LPSC_PSC1_BASE + 6)
DAVINCI_LPSC_McASP0, #define DAVINCI_LPSC_McASP0 (DAVINCI_LPSC_PSC1_BASE + 7)
DAVINCI_LPSC_McASP1, #define DAVINCI_LPSC_McASP1 (DAVINCI_LPSC_PSC1_BASE + 8)
DAVINCI_LPSC_McASP2, #define DAVINCI_LPSC_McASP2 (DAVINCI_LPSC_PSC1_BASE + 9)
DAVINCI_LPSC_SPI1, #define DAVINCI_LPSC_SPI1 (DAVINCI_LPSC_PSC1_BASE + 10)
DAVINCI_LPSC_I2C1, #define DAVINCI_LPSC_I2C1 (DAVINCI_LPSC_PSC1_BASE + 11)
DAVINCI_LPSC_UART1, #define DAVINCI_LPSC_UART1 (DAVINCI_LPSC_PSC1_BASE + 12)
DAVINCI_LPSC_UART2, #define DAVINCI_LPSC_UART2 (DAVINCI_LPSC_PSC1_BASE + 13)
DAVINCI_LPSC_LCDC, #define DAVINCI_LPSC_LCDC (DAVINCI_LPSC_PSC1_BASE + 14)
DAVINCI_LPSC_ePWM, #define DAVINCI_LPSC_ePWM (DAVINCI_LPSC_PSC1_BASE + 15)
DAVINCI_LPSC_eCAP, #define DAVINCI_LPSC_eCAP (DAVINCI_LPSC_PSC1_BASE + 16)
DAVINCI_LPSC_eQEP, #define DAVINCI_LPSC_eQEP (DAVINCI_LPSC_PSC1_BASE + 17)
DAVINCI_LPSC_SCR_P0, #define DAVINCI_LPSC_SCR_P0 (DAVINCI_LPSC_PSC1_BASE + 18)
DAVINCI_LPSC_SCR_P1, #define DAVINCI_LPSC_SCR_P1 (DAVINCI_LPSC_PSC1_BASE + 19)
DAVINCI_LPSC_CR_P3, #define DAVINCI_LPSC_CR_P3 (DAVINCI_LPSC_PSC1_BASE + 20)
DAVINCI_LPSC_L3_CBA_RAM #define DAVINCI_LPSC_L3_CBA_RAM (DAVINCI_LPSC_PSC1_BASE + 21)
};
#endif /* CONFIG_SOC_DA8XX */ #endif /* CONFIG_SOC_DA8XX */
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment