Skip to content
Snippets Groups Projects
Commit b397de13 authored by David Mondou's avatar David Mondou
Browse files

Added ring and dcd pins to Gemalto device tree overlay

parent 0f4d41a2
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
recipes-kernel/linux/linux-fslc-imx/device-tree/vesta-300B.dts
+ 3
− 1
View file @ b397de13
......@@ -370,7 +370,7 @@
fsl,pins = <
MX6UL_PAD_GPIO1_IO02__GPIO1_IO02 0x000010B0 /* Ring */
MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28 0x000010B0 /* DCD */
MX6UL_PAD_CSI_DATA00__GPIO4_IO21 0x000010B0
MX6UL_PAD_CSI_DATA00__GPIO4_IO21 0x000010B0 /* Cell Wakeup */
MX6UL_PAD_CSI_DATA01__GPIO4_IO22 0x000010B0 /* VBUS EN */
MX6UL_PAD_GPIO1_IO08__GPIO1_IO08 0x000010B0 /* Cell pwr shtdn */
MX6UL_PAD_UART2_CTS_B__GPIO1_IO22 0x000010B0 /* Cell reset */
......@@ -382,6 +382,8 @@
pinctrl_gemalto_cellmdm: gemaltocellmdmgrp {
fsl,pins = <
MX6UL_PAD_GPIO1_IO02__GPIO1_IO02 0x000010B0 /* Ring */
MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28 0x000010B0 /* DCD */
MX6UL_PAD_CSI_DATA01__GPIO4_IO22 0x000010B0 /* VBUS EN */
MX6UL_PAD_GPIO1_IO08__GPIO1_IO08 0x000010B0 /* Cell pwr shtdn */
MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30 0x000010B0 /* Cell IGT */
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment